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ABSTRACT A fully differential Miller op-amp with a composite input stage using resistive local
common-mode feedback and regulated cascode transistors is presented here. High gain pseudo-differential
auxiliary amplifiers are used to implement the regulated cascode transistors in order to boost the output
impedance of the composite input stage and the open-loop gain of the op-amp. Both input and output stages
operate in class AB mode. The proposed op-amp has been simulated in a 130nm commercial CMOS process
technology. It operates from a 1.2V supply and has a close to rail-to-rail differential output swing. It has
156dB DC open-loop gain and 63MHz gain-bandwidth product with a 30pF capacitive load. The op-amp
has a DC open-loop gain figure of merit FOMAOLDC of 174 (MV/V) MHz pF/µW and large-signal figure of
merit FOMLSof 3(V/µs) pF/µW.
INDEX TERMS Class-AB op-amp, fully differential amplifier, Miller-compensation, regulated cascode,
resistive local common-mode feedback, voltage follower.
I. INTRODUCTION
Increasing demands for battery-operated portable electron-
ics equipment like smartphones, wearable medical gadgets,
and internet of things (IoT) devices drive the demand of
IC’s operating at low voltages and low power and in some
applications with high speed. It is necessary to scale down
device sizes and supply voltages to introduce more func-
tionalities and reduce power dissipation. However, scaling
down of device-size and supply voltage generate negative
impacts on device performances. Due to the scaling down of
CMOS technology, the intrinsic gain Ai of MOS transistors
has decreased continuously [1]. For example, it is typically
in the order of Ai = gmro ∼20-30 V/V in 130nm CMOS
The associate editor coordinating the review of this manuscript and
approving it for publication was Farid Boussaid.
technology. Here gm is the transconductance gain and ro is
the output impedance of the MOS transistor. It can be shown
that, as a first-order approximation, if transistors operate in
strong inversion the intrinsic gain can be expressed by Ai
= 2/(λVDSsat ), where VDSsat = VGS -VT is the drain-source
saturation voltage and λ is the channel length modulation
parameter (typically λ ∼ 0.3-0.5 V−1 in 130nm CMOS
technology). In practice, the intrinsic gain is also strongly
dependent on VDS . Transistors with low VDS have lower
intrinsic gains. CMOS op-amps are indispensable for analog
integrated circuits [2]–[4], such as, in switched-capacitor
filters, delta-sigma modulators, A/D and D/A converters, etc.
The op-amps should have a very high DC open-loop gain [5],
high unity-gain frequency, high phase-margin, high slew-rate
with low power dissipation to obtain high accuracy, speed,
and fast settling time in a power-efficient manner.
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FIGURE 1. (a) Basic one-stage op-amp b) Conventional two-stage Miller
op-amp c) Telescopic input two-stage Miller op-amp (d) Two-stage Miller
op-amp with cascoded input/ output stages.
One-stage and two-stage (Miller) op-amps
(Figures 1(a) and (b)) have been widely used for many
years in various applications. They have a DC open-loop
gain AOLDC in the range of (Ai /2) < AOLDC < (Ai /2)2,
FIGURE 2. Gain boosted Miller op-amp using regulated cascode
technique.
respectively. This gain is currently insufficient for most
modern technology applications, especially for applications
that require high accuracy and low distortion. It is possible
to increase the Miller op-amp gain by a factor Ai using a
telescopic input stage with cascode transistors in the input
stage, as shown in Figure 1(c). These cascode transistors
provide higher impedance at the internal nodes Vo1, Vo1’,
which increases the first stage’s gain. They do not degrade
output swing since internal nodes Vo1 and Vo1’ require
only a small maximum swing Vppo1,o1′ = VOUTM ,P/AII of
approximately 40mVpp, which corresponds to the rail-to-rail
output swing divided by the gain AII ∼30 of the output stage.
The open-loop gain can be boosted by another factor Ai
by using cascode transistors in the output stage, as shown
in Figure 1(d). However, due to the scaling down of technol-
ogy, reduced supply voltages prevent the usage of cascoding
devices in the output stage since they severely limit the output
swing and do not allow resistive output loading which is
required in many applications. The only choice to achieve
higher open-loop gain and high output swing with low supply
voltages is the utilization of two-stage or multi-stage cas-
caded amplifiers. The latter require complex nested Miller
compensation schemes [6]–[8] and are in practice limited (for
stability reasons) to a maximum of three cascaded stages,
which allows to achieve only a moderate high op-amp gain
AOLDC ∼(Ai/2)3.
The telescopic input stage of an op-amp has a gain on the
order of (Ai)2/2. It is possible to further enhance the gain of
the telescopic stage using regulated-cascode technique [9].
This technique enhances the effective gain of cascode tran-
sistors by the gain AuxP, AuxN of auxiliary amplifiers used
57604 VOLUME 9, 2021
A. Paul et al.: Super-Gain-Boosted AB-AB Fully Differential Miller Op-Amp
in a local negative feedback loop connected between the gate
and source of the cascode transistors. Figure 2 shows an
example of a fully differential Miller op-amp with a tele-
scopic input stage that uses regulated-cascode transistors with
auxiliary amplifiers AuxP, AuxN (assumed to have similar
gains AAuxP = AAuxN = AAux). This increases the open-loop
gain of the op-amp by the factor AAux to a value AOLDC ≈
((Ai)3/4)AAux . Other high gain approaches based on regulated
cascode transistors have been reported in [10]–[12].
Given that [10], [11] are cascoded one stage op-amps, these
have very limited output swing inmodern technology (50%or
less ofVsupply). They cannot be loaded resistively since, in this
case, their open-loop gains are severely degraded. As they are
class A architectures, their slew rate is limited by the bias cur-
rent. Therefore, they have very modest large-signal figures of
merit like the current efficiency CE = IoutMax/ItotalQ where
IoutMax is the maximum output current, and ItotalQ is the total
op-amp quiescent current.
In this paper, a power-efficient super-gain-boosted band-
width enhanced fully differential class AB-ABMiller op-amp
based on regulated cascode techniques with a DC open-loop
gainAOLDC = (A6i /8) (∼156dB in 130nmCMOS technology)
is introduced. Very high gain pseudo-differential auxiliary
amplifiers that do not require a common-mode feedback net-
work are implemented using two novel single-ended folded
double cascoded amplifiers in combination with a cascoded
flipped voltage follower [13], [14] (CASFVF). The CASFVF
operates as a DC floating voltage source that accurately
sets the internal voltages X1, X1’ and Y1, Y1’ to conve-
nient reference values Vref−X1 and Vref−Y1, respectively.
This warrants that all transistors operate in saturation with
the constraint of the low supply voltage. The CASFVF also
generates a floating very low impedance node, which serves
as AC ground for the pseudo-differential auxiliary amplifiers,
as explained in Section-II. The utilization of a Miller archi-
tecture allows close to rail-to-rail output swing and resistive
loading with minimum degradation of the open-loop gain.
The input and output stages operate in class AB mode. This
increases the op-amp current efficiency and the large-signal
figure of merit. The circuits are explained in detail in the
following section. The op-amp’s performances are mea-
sured using a) the conventional large-signal figure of merit
FOMLS = (SR.CL)/PQ, b) the range figure of merit FOMR =
VoutPP/Vsupply. Here PQ is quiescent power dissipation, SR is
the op-amp slew-rate,CL is the load capacitance,Vsupply is the
supply voltage, and VoutPP is the output swing. The proposed
op-amp’s small-signal figure of merit is measured using a
conventional measure defined by FOMss = (GBW.CL)/PQ.
Two new figures of merit related to the op-amp open-loop
gain are also used in this paper. They are a) an open-loop
gain figure of merit FOMAOLDC = (AOLDC .GBW. CL)/PQ
and b) an area open-loop gain figure of merit AFOMAOLDC =
(AOLDC .GBW. CL)/(Area. PQ). Both take into account the
open-loop DC gain AOLDC of the op-amp which is not taken
into account by other conventional figures ofmerit commonly
used to measure the op-amp’s performance. The second one
also takes into account the Silicon area required to implement
the op-amp.
The paper is organized as follows: Section-II describes
the proposed op-amp designed in 130nm CMOS technology
operating with±600mV dual supplies and with a bias current
IB = 30µA. Section-III presents the proposed and conven-
tional op-amps’ simulation results and comprehensive com-
parisonwith recently reported high gain op-amps. Post-layout
simulations are shown in Section-IV. Section-V provides the
conclusions.
II. AMPLIFIER ARCHITECTURE
A. TOPOLOGY OF PROPOSED OP-AMP
The proposed fully differential (FD) super-gain-boosted
op-amp (SGB-OPAMP) has a composite class AB input stage
and a class AB differential output stage. The composite input
stage is formed by a first stage (MINL1, MINL2, MINP, MINM.,
MTAIL) that uses resistive local common-mode feedback
RLCMFB [15], [16]. The RLCMFB in the first stage boosts
the gain-bandwidth product (GBW) and the open-loop gain
by approximately a factor 3 and provides class AB operation
at the internal nodes Vo1, Vo1’ at the output of the composite
input stage. It does so by increasing the effective transcon-
ductance gmeff (by approximately the same factor 3) with
respect to the transconductance gmIN of the differential pair
transistors and by generating signal currents in the cascoded
branch or in the second stage (MN1, MN2, MCN1, MCN2, MP1,
MP2, MCP1, MCP2), which can be higher (by approximately a
factor of 6) than the bias current, as explained in Section II.B.
This increases the slew rate at the output nodes Vo1, Vo1’ of
the composite input stage. The second stage uses regulated
cascode techniques to increase the gain of the cascode tran-
sistors MCN1, MCN2, MCP1, and MCP2 by the gain AAux of
auxiliary amplifiers. The combination of the first and second
stages (enclosed in a red box in Figure 3(a)) is denoted here
as the ‘‘composite input stage’’. The third (output) stage
provides moderate gain ∼Ai/3 and close to rail-to-rail output
swing. It uses a non-cascoded push-pull power-efficient and
very simple free class AB [15], [17] technique to provide
very large and symmetrical positive and negative output cur-
rents without additional quiescent power dissipation. This
increases the current efficiency of the op-amp and the band-
width as well.
Two high gain pseudo-differential auxiliary amplifiers
AuxN and AuxP are used to implement regulated cascode
transistors MCP1, MCP2, and MCN1, MCN2, in the second
stage, respectively. The pseudo-differential auxiliary ampli-
fiers with gains AAuxN and AAuxP consist of two single-ended
folded double cascoded amplifiers in combination with a cas-
coded flipped voltage follower (CASFVF) [14]. This CAS-
FVF acts as a DC floating voltage source to set the voltages
at nodes Y1, Y1’, X1, X1’ of the second stage at convenient
values Vref−Y1 and Vref−X1. For simplicity, it is assumed that
AAuxN and AAuxP have similar values, i.e., AAuxN = AAuxP =
AAux . The auxiliary amplifiers enhance the output impedance
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FIGURE 3. (a) Proposed topology of the gain boosted op-amp (b) GBW boosted common-mode feedback network.
(and open-loop DC gain of the op-amp) of the composite
input stage at nodes Vo1(Vo1’) by a factor AAux∼A3i /4. The
voltages Vref−X1 and Vref−Y1 applied at the input termi-
nals of the auxiliary amplifiers accurately set the values of
the drain voltages of MN1, MN2, and MP1, MP2. This is
very important in order to keep all transistors in saturation
within the constraint of the low supply voltages used in mod-
ern technologies. Since the auxiliary amplifiers are pseudo-
differential, they do not require a common-mode feedback
network.
As the op-amp is fully differential, the common-mode
feedback (CMFB) network is used to set the op-amp output
common-mode voltage to a mid-supply value VrefCMOUT = 0
that allows maximum symmetrical peak-peak output swing.
A resistive local common-mode circuit is also used in the
CMFB network to achieve a similar unity gain frequency(fu)
as in the differential amplifier. The CMFB loop has similar
DC open-loop gain, GBW, and phase margin as the differen-
tial loop as it is required in FD op-amps. The CMFB circuit
is shown in Figure 3(b).
B. CLASS-AB OPERATION OF COMPOSITE INPUT STAGE
All transistors in the composite input stage (except the tail
transistor MTAIL which is scaled by a factor of 2) have
the sameW/L dimensions and the same bias current Ibias. The
first stage of the op-amp uses RLCMFB. This increases
the effective transconductance of the composite input stage
by approximately a factor of 3 and generates signal currents
in the cascoded branch which can be much higher than
the bias current. This increases the current available to the
compensation capacitor CC and increases the slew rate at the
op-amp internal nodes Vo1, Vo1’. The maximum current in
transistors MN1, MN2 can be expressed by (1).
IMN1,2max = β MN1,2(M + 1)2VDS satMN1,22
= IbiasM N 1,2(M + 1)2 (1)
HereM = Ibias.RCMIN /VDSsatMN1,2 (seeAppendixA). Hence
depending on the value of RCMIN and Ibias, enhanced positive
and negative peak currents IpeakVo1,o1′ can be delivered to the
compensation capacitor CC at nodes Vo1,o1’. In this design
values RCMIN ≈ 8k, |VDSsatMN1,2| = 160mV, and
Ibias = IbiasMN1Q = 28µA were used. These selections result
in M + 1 ≈ 2.4, which leads to peak currents with values
IMN1max ≈ 6IbiasMN1Q ≈ 6I bias ≈ 168 µA at nodes
Vo1,o1.
C. CLASS-AB OPERATION OF OUTPUT STAGE
In order to obtain a large negative dynamic output current,
a free class AB technique [17] is incorporated at the output
stage using a capacitor CBAT and a large resistor Rlarge that
provides a large time constant τ = RlargeCBAT . Thus, CBAT
cannot discharge rapidly and acts as a floating battery for fast
dynamic changes. At the quiescent condition, Rlarge provides
a DC bias voltage VBN to MON1,2. The output transistors
MON1 and MON2 are scaled up by factor four compared to
the unit transistor sizes so that the output branches have
quiescent currents with value IQMON1,2 = IQMOP1,2 = 4Ibias.
When the op-amp is slewing in the negative direction under
dynamic conditions, nodes Vo1,1 have large positive volt-
age changes. These changes are transferred to the gates of
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FIGURE 4. (a), (b) Block and (c) Schematic diagram of the AuxP amplifier.
MON1,2 through CBAT and provide large negative dynamic
output currents that can be much higher than their quiescent
current. These larger dynamic currents enhance the op-amp’s
negative slew rate and the current efficiency CE, which is
given by CE= IOutmax/IQTotal . Thus, the op-amp can achieve
a higher slew rate, which improves its large-signal figure of
merit FOMLS .
D. GAIN OF AUXILIARY AMPLIFIERS
Two high gain auxiliary amplifiers AuxN and AuxP are
used to boost the gain of the op-amp with regulated cas-
code transistors [9] present in the second stage of the op-
amp. In order to provide enough headroom, an auxiliary
amplifier AuxP with PMOS input stage (shown in Figure 4)
is used for MCN1 and MCN2, whereas an auxiliary ampli-
fier AuxN with NMOS input stage is used for MCP1 and
MCP2. Auxiliary amplifier AuxN is not shown here, as it
is a complimentary version of AuxP. The auxiliary ampli-
fiers are pseudo-differential amplifiers. These consist of two
single-ended folded double cascoded amplifiers. They share
a cascoded FVF or CASFVF [13], [14] that generates an AC
signal ground at node P. The CASFVF also operates as a DC
level shifter. It sets accurately the voltages VX1, V ′X1 and VY1,
V ′Y1 to the reference values VX1 = V
′
X1 = Vref−X1 and to
VY1 = V ′Y1 = Vref−Y1 in conjunction with the single-ended
amplifiers using negative feedback. This is very important in
order to ensure that all transistors in the composite input stage
operate in saturated mode within the constraint of the 1.2V
total supply used. In Figure 4 transistors, Maux1 and Maux1P
implement single-ended folded double cascoded amplifiers
with an AC signal ground at node P that corresponds to
their source nodes. The CASFVF causes the impedance at
node P to be very low (RP∼3/gm(gmr0)2 ∼20), and this
node is used as a virtual AC ground with a quiescent voltage
VP = Vref−X1 + VSGQMFVF . In order to achieve a high gain,
the single-ended auxiliary amplifiers use double cascoded
transistors and double cascoded (high impedance) biasing
current sources IB’∗∗. The bias current in the auxiliary ampli-
fiers (Ibiasaux) is 10 times lower than the bias current used
in the main op-amp, which in turn helps to reduce quiescent
power dissipation.
The output impedance at nodes X, X’ of the auxiliary
amplifiers is given by (2).






For simplicity, it is assumed that all transistors’ have equal
gm and ro values. Thus, RX ,X ′ is given by RX ,X ′ = (Ai)2 ro/4.
Hence, gain AAux of the auxiliary amplifiers is given by (3).
AAux = gmaux1,1PRX ,X ′ ≈ A
3
i /4 (3)
E. OPEN-LOOP GAIN ANALYSIS OF THE PROPOSED
OP-AMP
The proposed op-amp has three gain stages. The gain from
the first stage AI = (VM ′ -VM )/Vid is moderate AI ∼3 and
given by(4).
AI = gmINRM (4)
The impedance at the output nodes Vo1, Vo1’ of the composite











= AAux (Airo/2) (5)
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The impedance of the output stage RoIII , which corresponds
to the output impedance of the op-amp Rout = RoIII , is given
by (6).
RoIII = roON ||roOP (6)
The DC open-loop gain of the op-amp AOLDC . is given by (7).
AOLDC










In this design, a value AI = gmINRM ∼3V/V was selected.
The AOLDC . obtained by combining (3) and (7)has a very high






F. POLE-ZERO ANALYSIS OF THE PROPOSED OP-AMP
Frequency Response of Auxiliary Amplifiers: Auxiliary
amplifiers introduce negative local feedback loops that
should have a gain-bandwidth GBWauxN ,P at least equal or
greater than the main op-amp and sufficient phase margin
(PMaux> 60o). The main op-amp was designed for a unity
gain frequency of 70MHz.
In order to achieve stability of the local feedback loop
of the auxiliary amplifiers and a GBWauxP,N comparable to
the main op-amp, a small compensation capacitor CcauxP,N
in series with a resistor RcauxP,N are used at nodes X, X’
and Y,Y’. The Compensation capacitors in conjunction with
the parasitic capacitances at nodes X, X’ and Y, Y’ provide
dominant poles that determine the gain-bandwidth product of
the auxiliary amplifiers GBWauxP,N .
The GBWauxP of auxiliary amplifier AuxP (Figure 4) is
given by GBWauxP = (1/2 π) gmaux1/Cx . Here, CX is the
capacitance at node X at the output of the auxiliary ampli-
fier. This feedback loop has a very high-frequency pole at
the source terminal of the cascode transistor which is given
by ωpVHFFB = gmCN1/CX1, where CX1 is the parasitic
capacitance at node X1. This pole does not affect the phase
margin since it is essentially higher than GBWauxP. The only
pole that affects the auxiliary amplifier’s phase margin is the
high-frequency pole ωpHFN at the source of MCNA2 (node N).
The value of resistor RcauxP is selected so that the zero that it
generates, given by ωz = 1/(RcauxPCcauxP ), matches approx-
imately the high-frequency pole ωpHFN .
For the proposed design, values CcauxN= 130fF,
RcauxN = 9k , and CcauxP = 60fF, RcauxP = 18k  were
used in AuxN and AuxP, respectively which led to 93MHz
open-loop unity gain frequencies in both amplifiers with
a phase margin of approximately 60o. Figure 5 shows the
open-loop gain and phase response of the auxiliary amplifiers
AuxN and AuxP. It can be observed that both amplifiers have
open- loops gains of 77dB and 70dB, phase margin of 610,
and unity gain frequencies of 94MHz (AuxN) and 93 MHz
(AuxP), respectively.
FIGURE 5. Open-loop frequency response of auxiliary amplifiers.
Open-Loop Response of Op-amp: The op-amp is compen-
sated using Miller capacitors CC in series with a resistor RC
based on the conventional Miller pole splitting principle. The
transfer function of the Miller compensated op-amp can be











Here AOLDC is the DC open-loop gain given by (8), ωpDOM is
the dominant pole at the outputs of the composite input stage
Vo1,1’ caused byMiller effect,ωpHFOUT is the high-frequency
pole at the output nodes of the op-amp, ωz is a zero generated
by the compensation resistor RC in series with CC , and
ωpM ,M ′ are the high-frequency poles at nodes M, M’ of stage
1. The high-frequency pole ωpM is given by (10).
ωpM = 1/(CMRM ) (10)
Here CM = CgdINP(1+ 1/AI )+CgdINL+CgsMN1+CdbINL+
CdbINP is the small parasitic capacitance at nodes M, M’. RM
is given by (11).
RM = RCMIN ||roINP||roIN L1 (11)
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The value of RM plays a vital role in determining the gain
AI = gmINRM of the first stage and the position of the poles
at nodesM,M’. There exists a tradeoff between themaximum
gain of the first stage and phase margin of the op-amp. RCMIN
should be smaller than roINP,M and roINL1,2 in that case,RM ≈
RCMIN . The maximum value of RCMIN has to be selected in
such a way so that the poles ωpM at nodes M, M’ satisfy
the conditions: a) ωpM ,M ′  ωpHFOUT and b) ωpM ,M ′ 
GBW. In that case poles ωpM ,M ′ cause negligible degradation
in the phase margin of the op-amp. Thus, the transfer function








In the proposed design values RCMIN = 8k were selected
that lead to a moderate low gain AI ∼3. As a result, the poles
ωpM ,M ′ are located at a factor 4 times higher than GBW.
As indicated in the analysis below, the effective transcon-
ductance gmeff and GBW of the op-amp are also enhanced
by the factor AI = 3. These essential enhancements are
achieved with a very modest increase in power dissipation
and a negligible effect on PM.
Nodes Vo1,1’ have a very high impedance and large capac-
itance due to Miller multiplication effect. Thus, the dominant






The Gain-bandwidth product (GBW) of the proposed op-amp
is given by (14).
GBW = AOLDCωpDOM























Here geffmOUT is given by g
eff
mOUT = gmOP1,2 + gmON1,2.
Note that due to class AB operation the effective output
transconductance of the op-amp at high frequencies is the
sum of the transconductances of MOP1,2 and MON1,2 since
capacitor CBAT connects the gates of MOP1,2 and MON1,2 at
high frequencies.








where ReffC = RC−1/ g
eff
mOUT
FIGURE 6. Open-loop Frequency response of Common-Mode Feedback
network of Figure 3(b).
Now, to achieve high GBW and high phase margin with
low silicon area, CC is selected to have a moderately low-
value CC = CL /7 and the output quiescent current is chosen
with a value IQMON1,2 = IQMOP1,2 = 4Ibias. RC was selected
so that the ωz approximately matches ωpHFOUT .
Open-Loop Gain of Common-Mode Feedback Net-
work: The common-mode feedback network (CMFBN) of
Figure 3(b) should also have a gain-bandwidth product
GBWCMFBN equal to or higher than theGBW of the open-loop
gain of the op-amp of Figure 3(a) and a phase margin of at
least 60o. Hence a RLCMFB network using resistors with
value RCM is also incorporated in this circuit. This in order
to enhance its gain-bandwidth product GBWCMFBN . A mod-
erate valued RCM is selected that provides a gain and GBW
enhancement factor of also approximately 3. This results in
high-frequency poles at nodes VCNTCM and VCNTCM1,which
are also about four times larger than GBWCMFBN . With this,
the CMFBN has similar open-loop gain, dominant pole,
GBW, high-frequency pole, and zero as the differential loop
of the op-amp. Figure 6 shows the open-loop frequency
response of the CMFBN. It can be observed that it has a
very high DC open-loop gain AOLDCCMFBN = 156dB, 680
phase margin, and unity gain frequency fu = 70MHz, which
is comparable to the unity gain frequency of the differential
loop of the op-amp.
III. SIMULATION RESULTS
The proposed op-amp was simulated with Cadence Design
Framework II using commercial 130nm CMOS technology
parameters provided by MOSIS [18]. Equal unit NMOS and
PMOS transistor sizes (W/L)N,P = 10µm/0.27µm were
used in the input stage (see Table 1 for transistor sizes and
other design parameters) of the proposed circuit. NMOS and
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TABLE 1. Design parameters values for sections of proposed op-amp: differential op-amp, auxiliary amplifier, and CMFBN.
PMOS transistors in the output stage were scaled by factors
of 4 and 2, respectively. The op-amp was simulated with a
bias current Ibias = 30µA. To reduce quiescent power dissi-
pation (PQ), the auxiliary amplifier’s bias current was scaled
down by a factor of 10 i.e. Ibiasaux = 3µA. Values Vref−X1 =
−380mV, Vref−Y1 = 400mV were used as reference voltages
for the auxiliary amplifiers in order to keep all transistors in
saturation within a safe range in the second stage. Dual ±
0.6V supply voltages and load capacitances CL = 30pF on
each output were used.
Figure 7 shows the open-loop frequency responses of the
Conventional Miller op-amp of Figure 1(b) (Conv-Miller),
of the telescopic input 2-stage Miller op-amp (TEinp-Miller)
of Figure 1( c), and of the proposed super-gain-boosted
op-amp using the same bias currents. In order to make a
fair comparison, the NMOS output transistors MON1,2 of all
op-amps are scaled up by the same factor 4 as it was done
in the proposed op-amp. It can be seen that the conventional
and telescopic inputMiller op-amps haveDCopen-loop gains
of 47dB and 71dB and lower unity gain frequencies (fu)
of 23MHz and 26MHz, respectively.
The proposed op-amp has open-loop gain, phase margin,
and unity gain frequency of AOLDC = 156dB, PM = 74o, and
fu = 70MHz, respectively. It can be seen that the proposed
op-amp improves significantly (by 85dB to 109 dB) the
open-loop DC gain and the unity gain frequency by a factor
of approximately three compared to the conventional and
telescopic input Miller op-amps. This comes at the expense
of relatively moderate (30%) additional power dissipation.
The common-mode rejection ratio (CMRR) of the
Proposed, Conv-Miller, and TEinp-Miller are shown
in Figure 8. Fully differential (FD) op-amps can ideally reject
common-mode disturbances almost completely when nomis-
match is taken into account. In this paper, the simulation of
CMRR is performed by introducing a typical 1% mismatch
in the transistors’ W/L dimensions and measured differen-
tially. The CMRRs at DC of the proposed, Conv-Miller,
and TEinp-Miller are 224dB, 88dB, and 105dB, respectively,
at DC. The high CMRR of the proposed op-amp is achieved
due to its very high AOLDC .
The op-amp was simulated using the unity gain closed
loop inverting amplifier configuration, shown in Figure 9,
to determine transient response and output resistance. Equal
Rin and Rf values of 100k were used in the simulation The
output resistances of the proposed, the TEinp-Miller, and the
Conv-Miller op-amps are−74dB (0.2m), 7dB (2.2),
and 34dB  (50), respectively, at DC. Figure 10 shows the
frequency responses of the output resistance of the op-amps.
The proposed opamp has an extremely low output resis-
tance at low frequencies due to its very high open-loop
gain. The frequency responses of the op-amps in unity gain
inverting amplifier configuration are shown in Figure 11. The
amplifier using the proposed op-amp has a bandwidth (BW)
of 55MHz whereas the amplifiers using TEinp-Miller and
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FIGURE 7. Comparison of open-loop frequency responses of
conventional, telescopic input and proposed op-amps.
FIGURE 8. CMRR of op-amps.
Conv-Miller have bandwidths of 16MHz and 13MHz,
respectively.
The op-amps’ transient responses are shown in
Figure 12 for a 5MHz input pulse with ± 500mV amplitude.
Positive and negative slew rates (SR) obtained from the pro-
posed op-amp’s transient response are approximately equal
FIGURE 9. Unity gain inverting differential amplifier.
FIGURE 10. Output resistance of op-amps connected as unity gain
amplifiers.
FIGURE 11. Frequency response of op-amps in unity gain inverting
amplifier configuration.
with values 70V/µs and 69V/µs, respectively. Whereas the
TEinp-Miller has SR+ = 9.5V/µs, SR= 12 V/µs, and the
Conv-Miller has SR+ = 8.7V/µs, SR− = 10.2 V/µs. Neither
the Conv-Miller nor the TEinp-Miller can follow the input
signal due to their low slew rates and low current efficiency,
as both of them are class-A op-amps. The proposed op-amp
can provide 2.1mA positive and negative output peak currents
at each output at the expense of a total of 572µA quiescent
current. As the proposed fully differential opamp is driving
two load capacitors of 30pF simultaneously, the current
efficiency CE can be expressed as CE = ITotoutMAX/IQtotal .
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FIGURE 12. Transient response of the op-amps for 5MHz pulse input.
FIGURE 13. Output Load Currents of the op-amps.
Here ITotoutMAX is the summation of the load currents in
the two output nodes. The CE of the proposed op-amp is
CE= 7.16, while the Conv-Miller and TEinp-Miller have cur-
rent efficiencies of 1.2 and 1.2, respectively, which are both
a factor 6 lower than the proposed op-amp. Figure 13 shows
the output currents of the op-amps. Figure 14 shows the
transient responses of the proposed op-amp for different
values of RC (changing by ±20%). These pulse responses
of Figure 14 help to observe the effect of pole-zero dou-
blet mismatches in the settling time (tsetl) [19]. The tSetl
of the op-amp is measured considering the time required for
the response to reach and stay within a range of±0.1% of the
final value. The positive settling time tSetl+ varies from 60ns-
40ns and the negative settling time t−Setl varies from 60ns to
30ns when RC varies from 1.8k-2.6k. Figure 15 shows
that the proposed op-amp has 0.1% positive settling time
FIGURE 14. Pulse responses of the proposed op-amp for different values
of RC.
FIGURE 15. ±0.1% settling time of proposed op-amp.
FIGURE 16. Positive and Negative PSRR of proposed op-amp.
tSetl+ = 40ns and the negative settling time t
−
Setl = 30ns
for RC = 2.2k when a 1MHZ 500mVpp amplitude step
input is applied. The simulations of the power supply rejec-
tion ratio (PSRR) of Conv-Miller, TEinp-Miller, and Pro-
posed op-amps were performed by introducing a typical 1%
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TABLE 2. Corner analysis of Op-Amp Operating at different temperatures.
FIGURE 17. Comparison of PSRR of Conventional and Telescopic input
Miller op-amp.
mismatch in the dimensions of the transistors and it is shown
in Figures 16 and 17. The positive PSRRs of the proposed,
Conv-Miller, and TEinp-Miller are 200dB, 89dB, and 93dB,
respectively, at DC. The negative PSRRs are 198dB, 90dB,
and 108dB of the proposed, Conv-Miller, and TEinp-Miller,
respectively. All the PSRRs are measured here differentially.
The amplifier with the proposed op-amp has close to rail-
to-rail output swing from −1.13V to 1.13V for a ±1.15V,
0.5MHz triangular input signal, as shown in Figure 18.
As the phase-change occurs between the differential out-
puts, the dynamic range increases by a factor two over that
of a single-ended output with the same peak-peak voltage
swing. The range figure of merit FOMR = VoutPP/Vsupply
of the proposed op-amp is FOMR = 1.9 for ±0.6V supply
voltage. The total harmonic distortion (THD) of the pro-
posed op-amp for a 1V peak-peak amplitude sinusoidal signal
of 100kHz is −60dB.
Corner analysis of the proposed op-amp at different tem-
peratures is given in Table 2. It can be observed that the
proposed op-amp is stable against process and temperature
variations. The Standard Deviation (SD) of each parameter
for variation of the process has been given in Table 2 for the
considered temperatures (−200C, 270C, 900C). The layout of
the proposed op-amp is given in Figure 19. It occupies 410µm
x197µm Si area.
A comprehensive comparison of the proposed op-amp’s
performance with other state-of-the-art op-amps [20]–[29]
is given in Table 3. The proposed op-amp has large-signal,
FIGURE 18. Determination of output swings of the proposed op-amp
using ±1.15V, 500kHz input triangular signal.
small-signal, and open-loop gain figures of merit with values
FOMLS = 3(V/µs)(pF/µW), FOMSS = 2.8 (pF.MHZ/µW),
and FOMAOLDC = 174(MV/V.pF.MHZ/µW), respectively.
The area figure of merit AFOMAOLDC of the proposed cir-
cuit is 2175(MV/V) pF.MHz/((mm2).µW). From the table,
it can be asserted that the proposed op-amp has the high-
est FOMAOLDC and FOMLS . The small-signal figure of
merit FOMSS is comparable with other state-of-the-art ampli-
fiers [21]. From the simulation results, it can also be seen that
the proposed op-amp offers very high gain, moderate-high
speed, and the highest area figure of merit. It also offers
the well-known advantages of Miller op-amps: close to
rail-to-rail output swing and ability to drive resistive loads
with minor gain degradation so that it can be used in
continuous-time circuits as opposed to one stage regulated
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TABLE 3. Summary of Simulation results and comparisons.
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FIGURE 19. Layout of the proposed op-amp.
FIGURE 20. Post-layout Open-loop frequency response of proposed
op-amps.
cascoded op-amps that have essentially reduced output swing
(by at least 50% in modern CMOS technologies) and that
cannot drive resistive loads.
IV. POST-LAYOUT SIMULATIONS
The post-layout simulation of the proposed amplifier was
completed using the layout of Figure 19. Figure 20 shows
the open-loop frequency response of the post-layout sim-
ulation of the proposed op-amp. It is found there is only
a minor change in the frequency response of the proposed
op-amp for the consideration of the parasitic capacitances
of the layout. There are only 1dB gain and 2o phase dif-
ferences in the open-loop frequency response between the
FIGURE 21. Post-layout Frequency response of op-amps in unity gain
inverting amplifier configuration.
FIGURE 22. Post-layout Transient response of the op-amps for 5MHz
pulse input.
ideal and post-layout simulation of the proposed op-amp. The
frequency response and the transient response of op-amps in
unity gain inverting amplifier configuration of the proposed
op-amp from the post-layout simulation are given in
Figures 21 and 22. The bandwidth of the unity gain inverting
amplifier obtained using the proposed op-amp is 50MHz
in post-layout simulation. The positive and negative slew
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rates of the proposed op-amp obtained from the post-layout
simulations are 66V/µs and 65V/µs.
V. CONCLUSION
A fully differential super-gain-boosted AB-AB Miller
op-amp with high swing and extremely high open-loop gain
is presented. Additionally, it has a very high common-mode
rejection ratio, power supply rejection ratio, and moderately
high FOMSS andCE. It can drive both capacitive and resistive
loads. It can find applications in high-resolution A/D and
D/A converters and in high precision amplifiers with resistive
loads. It has the highest FOMAOLDC of any op-amp reported
in literature.
APPENDIX
CACULATION OF OUTPUT CURRENT AT NODES Vo1, AND
Vo1’ OF COMPOSITE INPUT STAGE
Under quiescent conditions, MINL1-MN1 and MINL2-MN2
perform as a conventional current mirror. As no current flows
through the two matched RCMIN resistors the gate-source
voltages of MINL1, MINL2, MN1, and MN2 are all equal. In the
presence of a differential input signal Vid, the signal current
i = gmVid /2 flows through the RCMIN resistors. As a result,
complementary voltage variations 1VM , 1V ′M appear
at nodes M and M’ with a maximum swing of
1VMmax = IbiasRM . RM is given by (A1).
RM = RCMIN ||roINP,M ||roINL1,2 ≈ RCMIN (A1)
In order to achieve a high phase margin, the internal poles
at nodes M, M’ should be at a sufficiently high frequency
(fpM , f ′pM>GBW), and this requires to select values for RCMIN
smaller than roINP,M , and roINL1,2. Thus, RM is approximately
equivalent to RM ≈ RCMIN .
The maximum gate-source voltage of MN1 and MN2 under
dynamic conditions is given by VmaxGSMN1,2 = V
Q
GSMN1,2 +
1VMmax = VDSsatMN1,2+|V th |+ IbiasRCMIN . Themaximum




= βMN1,2(VDSsat MN1,2 + |Vth| + IbiasRCMIN − |Vth|)2
(A2)





Considering M = IbiasRCMIN /VDSsatMN1,2, IMN1,2max can
be expressed by (A3).
IMN1,2max = βMN1,2 (M + 1)2 V 2DSsatMN1,2
= IbiasMN1,2(M + 1)2 (A3)
As mentioned in Section II.B, in the proposed design, val-
ues RCMIN = 8k were used, which led to M = 1.4 and
IMN1,2max ≈6IbiasMN1,2.
REFERENCES
[1] S. Wong and C. A. T. Salama, ‘‘Impact of scaling on MOS analog perfor-
mance,’’ IEEE J. Solid-State Circuits, vol. JSSC-18, no. 1, pp. 106–114,
Feb. 1983.
[2] G. Giustolisi, G. Palmisano, and T. Segreto, ‘‘1.2-V CMOS op-amp with
a dynamically biased output stage,’’ IEEE J. Solid-State Circuits, vol. 35,
no. 4, pp. 632–636, Apr. 2000.
[3] K.-J. De Langen and J. H. Huijsing, ‘‘Compact low-voltage power-efficient
operational amplifier cells for VLSI,’’ IEEE J. Solid-State Circuits, vol. 33,
no. 10, pp. 1482–1496, Oct. 1998.
[4] J. Ramirez-Angulo, R. Gonzalez-Carvajal, A. Torralba, and C. Nieva,
‘‘A new class AB differential input stage for implementation of low-voltage
high slew rate op amps and linear transconductors,’’ in Proc. IEEE Int.
Symp. Circuits Syst., May 2001, pp. 671–674.
[5] S. Hadri and B. Leung, ‘‘Impedance boosting techniques based on
BiCMOS technology,’’ IEEE J. Solid-State Circuits, vol. 28, no. 2,
pp. 157–161, Feb. 1993.
[6] R. Mita, G. Palumbo, and S. Pennisi, ‘‘Design guidelines for reversed
nested miller compensation in three-stage amplifiers,’’ IEEE Trans. Cir-
cuits Syst. II. Analog Digit. Signal Process., vol. 50, no. 5, pp. 227–233,
May 2003.
[7] S. Yan and E. Sanchez-Sinencio, ‘‘Low voltage analog circuit design tech-
niques: A tutorial,’’ IEICE Trans. Analog Integr. Circuits Syst., vol. E00-A,
Feb. 2000.
[8] F. Zhu, S. Yan, J. Hu, and E. Sanchez-Sinencio, ‘‘Feedforward reversed
nestedmiller compensation techniques for three-stage amplifiers,’’ inProc.
IEEE Int. Symp. Circuits Syst., May 2005, pp. 2575–2578.
[9] E. Sackinger and W. Guggenbuhl, ‘‘A high-swing, high-impedance MOS
cascode circuit,’’ IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 289–298,
Feb. 1990.
[10] K. Gulati and H.-S. Lee, ‘‘A high-swing CMOS telescopic operational
amplifier,’’ IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2010–2019,
Dec. 1998.
[11] Y. Chiu, P. R. Gray, and B. Nikolic, ‘‘A 1.8 V 14 b 10 MS/s pipelined ADC
in 0.18 µm CMOS with 99 dB SFDR,’’ in IEEE Int. Solid-State Circuits
Conf. (ISSCC) Dig. Tech. Papers, Feb. 2004, pp. 458–539.
[12] K. Bult and G. J. G. M. Geelen, ‘‘A fast-settling CMOS op amp for SC
circuits with 90-dB DC gain,’’ IEEE J. Solid-State Circuits, vol. 25, no. 6,
pp. 1379–1384, Dec. 1990.
[13] R. G. Carvajal, J. Ramirez-Angulo, A. J. Lopez-Martin, A. Torralba,
J. A. G. Galan, A. Carlosena, and F. M. Chavero, ‘‘The flipped volt-
age follower: A useful cell for low-voltage low-power circuit design,’’
IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 7, pp. 1276–1291,
Jul. 2005.
[14] A. Paul, J. Ramirez-Angulo, and A. Torralba, ‘‘Bandwidth-enhanced high
current efficiency class-AB buffer with very low output resistance,’’ IEEE
Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 11, pp. 1544–1548,
Nov. 2018.
[15] A. Paul, J. Ramírez-Angulo, A. J. López-Mart, R. G. Carvajal, and
J. M. Rocha-Pérez, ‘‘Pseudo-three-stage Miller op-amp with enhanced
small-signal and large-signal performance,’’ IEEE Trans. Very Large Scale
Integr. (VLSI) Syst., vol. 27, no. 10, pp. 2249–2259, Oct. 2019.
[16] J. Ramirez-Angulo and M. Holmes, ‘‘Simple technique using local CMFB
to enhance slew rate and bandwidth of one-stage CMOS op-amps,’’ Elec-
tron. Lett., vol. 38, no. 23, pp. 1409–1411, Nov. 2002.
[17] J. Ramirez-Angulo, R. G. Carvajal, J. A. Galan, and A. Lopez-Martin,
‘‘A free but efficient low-voltage class-AB two-stage operational ampli-
fier,’’ IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 7, pp. 568–571,
Jul. 2006.
[18] [Online]. Available: https://www.mosis.com/university-support
[19] R. E. Schreier and T. Caldwell, ‘‘Amplifier design,’’ Dept. Elect. Comput.
Eng., Univ. Toronto, Sep. 2019. [Online]. Available: http://individual.
utoronto.ca/schreier/ece1371.html
[20] X. Peng and W. Sansen, ‘‘Nested feed-forward GM-stage and
nulling resistor plus nested-Miller compensation for multistage
amplifiers,’’ in Proc. IEEE Custom Integr. Circuits Conf., May 2002,
pp. 329–332.
[21] X. Peng and W. Sansen, ‘‘AC boosting compensation scheme for low-
power multistage amplifiers,’’ IEEE J. Solid-State Circuits, vol. 39, no. 11,
pp. 2074–2079, Nov. 2004.
[22] A. Mesri, M. M. Pirbazari, K. Hadidi, and A. Khoei, ‘‘High gain two-stage
amplifier with positive capacitive feedback compensation,’’ IET Circuits,
Devices Syst., vol. 9, no. 3, pp. 181–190, May 2015.
57616 VOLUME 9, 2021
A. Paul et al.: Super-Gain-Boosted AB-AB Fully Differential Miller Op-Amp
[23] M. Ahmed, I. Shah, F. Tang, and A. Bermak, ‘‘An improved recycling
folded cascode amplifier with gain boosting and phase margin enhance-
ment,’’ in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2015,
pp. 2473–2476.
[24] S. Chakraborty, A. Pandey, and V. Nath, ‘‘Ultra high gain CMOS op-amp
design using self-cascoding and positive feedback,’’ Microsyst. Technol.,
vol. 23, no. 3, pp. 541–552, Mar. 2017.
[25] L. Kouhalvandi, S. Aygun, E. O. Gunes, and M. Kirci, ‘‘An improved 2
stage opamp with rail-to-rai! gain-boosted folded cascode input stage and
monticelli rail-to-rail class AB output stage,’’ in Proc. 24th IEEE Int. Conf.
Electron., Circuits Syst. (ICECS), Dec. 2017, pp. 542–545.
[26] J. Kai, Y. Ningmei, and Q. Xing, ‘‘A 168 dB high gain folded cascode
operational amplifier for delta-sigma ADC,’’ in Proc. 14th IEEE Conf. Ind.
Electron. Appl. (ICIEA), Jun. 2019, pp. 2228–2231.
[27] A. Gupta and S. Singh, ‘‘Design of two stage CMOS op-amp with high
slew rate and high gain in 180nm,’’ in Proc. 2nd Int. Conf. I-SMAC IoT
Social, Mobile, Anal., Aug. 2018, pp. 341–345.
[28] P.-Y. Kuo and S.-D. Tsai, ‘‘An enhanced scheme of multi-stage amplifier
with high-speed high-gain blocks and recycling frequency cascode cir-
cuitry to improve gain-bandwidth and slew rate,’’ IEEE Access, vol. 7,
pp. 130820–130829, 2019.
[29] E. Yang and T. Lehmann, ‘‘High gain operational amplifiers in 22 nm
CMOS,’’ in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2019,
pp. 1–5.
ANINDITA PAUL (Member, IEEE) received the
degree in VLSI design from the Institute of Radio
Physics and Electronics, University of Calcutta,
and the Ph.D. degree in electrical engineering from
the Klipsch School of Electrical Engineering, New
Mexico State University (NMSU). She worked as
a Visiting Assistant Professor with the Department
of Electrical and Computer Engineering, Manhat-
tan College, New York, in 2020. She is currently
working as an Assistant Professor with the Rayen
School of Engineering, Youngstown State University, Youngstown, OH,
USA. Her research interests include low-voltage and low-power analog
integrated circuit design. Shewas a recipient of theGraduate Assistant Award
for Academic and Research Achievement from the College of Engineering,
NMSU, in 2019.
JAIME RAMÍREZ-ANGULO (Life Fellow, IEEE)
received the B.Sc. and M.S.E.E. degrees from the
National Polytechnic Institute, Mexico City, Mex-
ico, in 1974 and 1976, respectively, and the Ph.D.
degree from the University of Stuttgart, Germany,
in 1982. He was a Professor with the National
Institute for Astrophysics Optics and Electronics,
Mexico, and Texas A&M University, College Sta-
tion, TX, USA. He is currently a Distinguished
Award Professor with the National Institute for
Astrophysics Optics and Electronics. He has authored 200 papers in inter-
national conferences. His current research interests include low-voltage
low-power analog circuit design, A/D and D/A conversion, and analog and
mixed-signal processing.
ALEJANDRO DÍAZ SÁNCHEZ (Member, IEEE)
received the B.E. degree from the Madero Tech-
nical Institute, México, the M.Sc. degree from
the National Institute for Astrophysics, Optics,
and Electronics, México, and the Ph.D. degree
in electrical engineering from New Mexico State
University at Las Cruces, NM, USA. He is
currently working as a Full Professor with the
National Institute for Astrophysics, Optics, and
Electronics, Tonantzintla, Mexico. His research
interests include analog, mixed-signal and digital integrated circuits,
high-performance computer architectures, and signal processing.
ANTONIO J. LÓPEZ-MARTÍN (Senior Mem-
ber, IEEE) received the M.S. and Ph.D. degrees
(Hons.) from the Public University of Navarra,
Pamplona, Spain, in 1995 and 1999, respectively.
He was a Visiting Professor with New Mexico
State University, USA. He is currently a Professor
with the Public University of Navarra. He has
authored or coauthored over 400 technical con-
tributions in books, journals, and conferences.
He holds six international patents. His current
research interests include wireless transceivers and sensor interfaces with
emphasis on low-voltage low-power implementations. He was a recipient
of the Talgo Technological Innovation Award, in 2012, the Caja Navarra
Research Award, in 2007, the Young Investigator Award from the Complete-
ness University of Madrid, in 2006, the 2005 IEEE Transactions on Educa-
tion Best Paper Award, and the European Center of Industry and Innovation
Award for excellence in the transfer of research results to industry, in 2004.
He was an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND
SYSTEMS II: EXPRESS BRIEFS, from 2006 to 2007, and the IEEE TRANSACTIONS
ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, from 2008 to 2009.
RAMON GONZALEZ CARVAJAL (Fellow, IEEE)
received theM.Sc. degree in electrical engineering
and the Ph.D. degree (Hons.) from the University
of Seville, Seville, in 1995 and 1999, respectively.
He joined the Department of Electronic Engineer-
ing, School of Engineering, University of Seville,
as an Associate Professor, in 1996, where he
became a Professor, in 2002. He joined the Klipsch
School of Electrical Engineering, USA, in 1999.
He has authored or coauthored over 60 articles in
international journals. He has authored 200 papers in international confer-
ences. His current research interests include low-voltage low-power ana-
log circuit design, A/D and D/A conversion, and analog and mixed-signal
processing.
FRANK X. LI (Member, IEEE) received the
B.S. degree in electrical engineering from Ohio
State University, in 1996, the master’s degree
from Youngstown State University, in 1999, and
the Ph.D. degree from Case Western Reserve
University, in 2005. He joined the Depart-
ment of Electrical and Computer Engineering,
Youngstown State University, as an Assistant
Professor, in August 2006, after serving ferrous
and non-ferrous metal industry for eleven years.
He advanced in academic rank to an Associate Professor and a Professor,
in 2011 and 2016, respectively. He is currently working as the Acting Chair
of the Rayen School of Engineering, YSU. His current research interests
include autonomous power conversion, software engineering, RF engineer-
ing, wireless networks, VLSI, and applied magnetic fields.
VOLUME 9, 2021 57617
